The Libre-SOC Hybrid 3D CPU

Augmenting the OpenPOWER ISA to provide 3D and Video instructions (properly and officially)

[proposed for] OpenPOWER Summit 2020

Sponsored by NLnet's PET Programme September 10, 2020 Intel Management Engine, QA issues, Spectre

- Endless proprietary drivers (affects product development cost)
- Opportunity to drastically simplify driver development and engage in "long-tail" markets
- Because for 30 years I Always Wanted To Design A CPU

通 とう ほ とう ほう

Why OpenPOWER? (but first: Evaluation Criteria)

- Good ecosystem essential linux kernel, u-boot, compilers, OSes, Reference Implementation(s)
- Supportive Foundation and Members need to be able to submit ISA augmentations (for proper peer review)
- No NDAs, full transparency must be acceptable due to being funded under NLnet's PET Programme

Why OpenPOWER?

- RISC-V: closed secretive mailing lists, closed secretive ISA Working Groups, no acceptance of transparency requirements, not well-established enough
- MIPS Open Initiative website was offline
- ARM and x86 are proprietary (x86 too complex)
- OpenRISC 1200 not enough adoption
- Nyuzi GPU too specialist (not a general-purpose ISA)
- MIAOW GPU is not a GPU (it's an AMD Vector Engine)
- "rolling your own" out of the question (20+ man-years)
- OpenPOWER: established for decades, excellent Foundation, Microwatt as Reference, approachable and friendly.

・ロ・ ・ 回 ・ ・ ヨ ・ ・ ヨ ・ ・

- ► 15 to 20mm BGA package: 2.5 to 5 watt power consumption heat sink normally not required (simplifies overall design)
- Fully-integrated peripherals (not Northbridge/Southbridge) USB, HDMI, RGB/TTL, SD/MMC, I2C, UART, SPI, GPIO etc. etc.
- Built-in GPU (shared memory bus, 3rd party licensed)
- Build-in VPU (likewise)
- Target price between \$2.50 and \$30 depending on market Radically different from IBM POWER9 Core (200 Watt)

(4回) (4回) (4回)

Simple SBC-style SoC



Luke Kenneth Casson Leighton The Libre-SOC Hybrid 3D CPU

イロン 不同 とくほど 不同 とう

臣

Where to start? (roadmap)

- First thing: get a basic core working on an FPGA (use Microwatt as a reference)
- Next: create a low-cost test ASIC (180nm). (first OpenPOWER ASIC since IBM's POWER9, 10 years ago)
- (in parallel): Develop Vector ISA with 3D and Video extensions, under watchful eye of OpenPOWER Foundation
- Implement Vector ISA in simulator, then HDL, then FPGA and finally (only when ratified by OPF) into silicon
- Sell chips, make \$\$\$.

向 ト イヨ ト イヨト

What's different about Libre-SOC?

- Hybrid integrated. The CPU is the GPU. The GPU is the CPU. The VPU is the CPU. There is No Separate VPU/GPU Pipeline
- written in nmigen (a python-based HDL). Not VHDL not Verilog (definitely not Chisel3/Scala) This is an extremely important strategic decision.
- Simple-V Vector Extension. See "SIMD Considered harmful". SV effectively a "hardware for-loop" on standard scalar ISA (conceptually similar to Zero-Overhead Loops in DSPs)

向下 イヨト イヨト

Hybrid Architecture: Augmented 6600

- CDC 6600 is a design from 1965. The augmentations are not. Help from Mitch Alsup includes precise exceptions, multi-issue and more. Academic literature on 6600 utterly misleading. 6600 Scoreboards completely underestimated (Seymour Cray and James Thornton solved problems they didn't realise existed elsewhere!)
- Front-end Vector ISA, back-end "Predicated (masked) SIMD" nmigen (python OO) strategically critical to achieving this.
- Out-of-order combined with Simple-V allows scalar operations at the developer end to be turned into SIMD at the back-end without the developer needing to do SIMD
- IEEE754 sin / cos / atan2, Texturisation opcodes, YUV2RGB all automatically vectorised.

・ロト ・回ト ・ヨト ・ヨト

Why nmigen? (but first: evaluate other HDLs)

- ▶ Verilog: designed in the 1980s purely for doing unit tests (!)
- VHDL: again, a 1980s-era "Procedural" language (BASIC, Fortran). Does now have "records" which is nice.
- Chisel3 / Scala: OO, but very obscure (20th on index)
- pyrtl: not large enough community
- MyHDL: subset of python only
- Slowly forming a set of criteria: must be OO (python), must have wide adoption (python), must have good well-established programming practices already in place (python), must be easy to learn (python)
- HDL itself although a much smaller community must have the same criteria. Only nmigen meets that criteria.

<ロト <回 > < 三 > < 三 > - 三

Why nmigen?

- Uses python to build an AST (Abstract Syntax Tree). Actually hands that over to yosys (to create ILANG file) after which verilog can (if necessary) be created
- Deterministic synthesiseable behaviour (Signals are declared with their reset pattern: no more forgetting "if rst" block).
- python OO programming techniques can be deployed. classes and functions created which pass in parameters which change what HDL is created (IEEE754 FP16 / 32 / 64 for example)
- python-based for-loops can e.g. read CSV files then generate a hierarchical nested suite of HDL Switch / Case statements (this is how the Libre-soc PowerISA decoder is implemented)
- extreme OO abstraction can even be used to create "dynamic partitioned Signals" that have the same operator-overloaded "add", "subtract", "greater-than" operators

ヘロン 人間 とくほとくほとう

nmigen (dynamic) vs VHDL (static)

power op types = {'function unit': Function. 'internal_op': MicrOp, 'form': Form, 'asmoode': 8 'in1 sel': In1Sel. 'in2 sel': In2Sel. 'in3 sel': In3Sel. 'out_sel': OutSel, 'cr in': CRInSel. 'or out': CROutSel. 'ldst len': Ldstlen. 'upd': LDSTMode. 'nd sel': RC. 'cry in': CryIn def init (self, incl asm=True, name=None, subset=None); self.subset = subset debug report = set()fields = set()for field, ptupe in power op tupes, items(): fields.add(field) if subset and field not in subset: fname = get_pname(field, name) setattr(self, field, Signal(ptupe, reset less=True, name=fname)) debug_report.add(field) for bit in single bit flags: field = get_signal_name(bit) fields.add(field) if subset and field not in subset: debug_report.add(field) fname = get_pname(field, name) setattr(self, field, Signal(reset less=True, name=fname)) print ("PowerOp debug", name, debug_report) print (" fields", fields) def eq(self, row=None): if now is None: row = default values # TODO: this conversion process from a dict to an object # should really be done using e.g. namedtuple and then

tupe unit t is (NONE, ALL, LIDST): tupe length t is (NONE, is1B, is2B, is4B, is8B): tupe decode rom t is record unit. : unit_t; insn tupe : insn tupe t: input_reg_a : input_reg_a_t: input_reg_b : input_reg_b_t; input req c : input req c t: output reg a t output reg a tt input cr t std ulogict output cr : std ulogic: invert a : std ulogic: invert_out : std_ulogic; input carry : carry in t: output_carry : std_ulogic: -- load/store signals length : length t: bute reverse : std ulogic: sign_extend : std_ulogic; update : std ulogic: reserve : std_ulogic; -- multiplier and ALU signals is 32bit : std ulogic: is_signed : std_ulogic: : rc_t: ne lr : std_ulogic; sgl_pipe : std_ulogic;

Luke Kenneth Casson Leighton

The Libre-SOC Hybrid 3D CPU

nmigen PowerISA Decoder

F			FO
Note: reformat with column -t -o			
	internal in1 in2	in3 out CR CR inv inv ory ory 1dst BR sgn upd rarv 32b sgn ro. 1k sgl	
unit unit Personalization (HLL) Personalin	intermol ind ind ind 0 - Allo 84 81 81 0 - PARD 84 81 81 0 - PARD <td< td=""><td>ID OP ID OP OP<</td><td></td></td<>	ID OP ID OP OP<	
2#1000111010# => (ALU,	OP_CNTZ, NONE, NONE,	RS, RA, '0', '0', '0', '0', ZERO, '0', NOME, '0', '0', '0', '0', '0', '0', RC, '0', '0', '0', enttzd	
2#100011010# => (HLU, 2#1011110011# => (HLU,	OP_DARN, NONE, NONE,	NONE, RT, 10', 10', 10', 2ERD, 10', NONE, 10', 10', 10', 10', 10', 10', 10', 10'	
24000000000	or tor. tote. tote.	Urfällerer, Areilikererherlikerherlikererherlike	اها ها
Model (1990) Model (1990)<			

Luke Kenneth Casson Leighton

The Libre-SOC Hybrid 3D CPU

```
# PRIMARY FUNCTION SPECIFYING THE FULL POWER DECODER
def create_pdecode(name=None, col_subset=None, row_subset=None):
    """create_pdecode - creates a cascading hierarchical POWER ISA decoder
    subsetting of the PowerOp decoding is possible by setting col_subset
   # minor 19 has extra patterns
    m19 = [1]
    m19.append(Subdecoder(pattern=19, opcodes=get_csv("minor_19.csv"),
                         opint=True, bitsel=(1, 11), suffix=None,
                         subdecoders=[]))
    m19.append(Subdecoder(pattern=19, opcodes=get_csv("minor_19_00000.csv"),
                         opint=True, bitsel=(1, 6), suffix=None,
                         subdecoders=[]))
    # minor opcodes.
    pminor = [
        m19.
        Subdecoder(pattern=30, opcodes=get_csv("minor_30.csv"),
                  opint=True, bitsel=(1, 5), suffix=None, subdecoders=[]),
        Subdecoder(pattern=31, opcodes=get_csv("minor_31.csv").
                  opint=True, bitsel=(1, 11), suffix=0b00101, subdecoders=[]),
        Subdecoder(pattern=58, opcodes=get csv("minor 58.csv").
                  opint=True, bitsel=(0, 2), suffix=None, subdecoders=[]),
        Subdecoder(pattern=62, opcodes=get csv("minor 62.csv").
                  opint=True, bitsel=(0, 2), suffix=None, subdecoders=[]),
    # top level: extra merged with major
    dec = []
    opcodes = get csv("major.csv")
    dec.append(Subdecoder(pattern=None, opint=True, opcodes=opcodes,
                         bitsel=(26, 32), suffix=None, subdecoders=pminor))
    opcodes = get csv("extra.csv")
    dec.append(Subdecoder(pattern=None, opint=False, opcodes=opcodes.
                         bitsel=(0, 32), suffix=None, subdecoders=[]))
   return TopPowerDecoder(32, dec. name=name, col subset=col subset.
                                             row subset=row subset)
```

イロト イポト イヨト イヨト

3

Why another Vector ISA? (or: not-exactly another)

- Simple-V is a 'register tag' system. There are no opcodes SV 'tags' scalar operations (scalar regfiles) as 'vectorised'
- (PowerISA SIMD is around 700 opcodes, making it unlikely to be able to fit a PowerISA decoder in only one clock cycle)
- Effectively a 'hardware sub-counter for-loop': pauses the PC then rolls incrementally through the operand register numbers issuing *multiple* scalar instructions into the pipelines (hence the reason for a multi-issue OoO microarchitecture)
- Current and future PowerISA scalar opcodes inherently and automatically become 'vectorised' by SV without needing an explicit new Vector opcode.
- Predication and element width polymorphism are also 'tags'. elwidth polymorphism allows for FP16 / 80 / 128 to be added to the ISA without modifying the ISA

★週 ▶ ★ 注 ▶ ★ 注 ▶

```
function op_add(rd, rs1, rs2, predr) # add not VADD!
int i, id=0, irs1=0, irs2=0;
for (i = 0; i < VL; i++)
    if (ireg[predr] & 1<<i) # predication uses intregs
        ireg[rd+id] <= ireg[rs1+irs1] + ireg[rs2+irs2];
        if (reg_is_vectorised[rd] ) { id += 1; }
        if (reg_is_vectorised[rs1]) { irs1 += 1; }
        if (reg_is_vectorised[rs2]) { irs2 += 1; }
```

- Above is oversimplified: Reg. indirection left out (for clarity).
- SIMD slightly more complex (case above is elwidth = default)
- Scalar-scalar and scalar-vector and vector-vector now all in one

・ロト ・回ト ・ヨト ・ヨト … ヨ

OoO may choose to push ADDs into instr. queue (v. busy!)

Summary

- Goal is to create a mass-volume low-power embedded SoC suitable for use in netbooks, chromebooks, tablets, smartphones, IoT SBCs.
- No DRM. 'Trustable' (by the users, not by Media Moguls) design ethos as a *business* objective: requires full transparency as well as Formal Correctness Proofs
- Collaboration with OpenPOWER Foundation and Members absolutely essential. No short-cuts. Standards to be developed and ratified so that everyone benefits.
- Working on the back of huge stability of POWER ecosystem
- Combination of which is that Board Support Package is 100% upstream, app and product development by customer is hugely simplified and much more attractive

▲圖 ▶ ▲ 臣 ▶ ▲ 臣 ▶ □

The end Thank you Questions?

- Discussion: Libre-SOC-dev mailing list
- ► Freenode IRC #libre-soc
- http://libre-soc.org/
- http://nlnet.nl/PET