

64-Bit ELF V2 ABI Specification

Power Architecture

Workgroup Specification

Revision 1.5_prd (June 25, 2020)

** OpenPOWER Foundation Work Group Confidential **

WORKING DRAFT



www.openpowerfoundation.org

register pair. When passing quad-precision decimal floating-point parameters in accordance with this ABI, an odd floating-point register may be skipped in allocation order to align quad-precision parameters and results in an even/odd register pair. When a floating-point register is skipped during input parameter allocation, words in the corresponding GPR or memory doubleword in the parameter list are not skipped.

Table 2.23. Floating-Point Register Roles for Decimal Floating-Point Types

Register	Preservation Rules	Purpose
FPSCR	Limited-access	Floating-Point Status and Control Register limited-access bits. Preservation rules governing the limited-access bits for the bit field [DRN] are presented in Section 2.2.2.2, "Limited-Access Bits" [31] .

Vector Registers

The OpenPOWER vector-category instruction repertoire provides the ability to reference 32 vector registers, each 128 bits wide, of the vector-scalar register file, and a special-purpose register VSCR. Throughout this document, the symbol vN is used, where N is a register number, to refer to vector register N.

Table 2.24. Vector Register Roles

Register	Preservation Rules	Purpose
v0–v1	Volatile	Local variables.
v2–v13	Volatile	Used for parameter passing and return values.
v14–v19	Volatile	Local variables.
v20–v31	Nonvolatile	Local variables.
VSCR	Limited-access	32-bit Vector Status and Control Register. Preservation rules governing the limited-access bits for the bit field [NJ] are presented in Section 2.2.2.2, "Limited-Access Bits" [31] .

IEEE BINARY 128 QUADRUPLE PRECISION

Parameters and function results in IEEE BINARY 128 QUADRUPLE PRECISION format shall be passed in a single 128-bit vector register as if they were vector values.

IBM EXTENDED PRECISION

Parameters and function results in the IBM EXTENDED PRECISION format with a pair of two double-precision floating-point values shall be passed in two successive floating-point registers.

If only one value can be passed in a floating-point register, the second parameter will be passed in a GPR or in memory in accordance with the parameter passing rules for structure aggregates.

2.2.2.2. Limited-Access Bits

The Power ISA identifies a number of registers that have mutability limited to the specific bit fields indicated in the following list:

Relocation Name	Value	Field	Expression
<i>R_PPC64_D34_HI30</i>	130	<i>prefix34</i>	<i>#hi30(S + A)</i>
<i>R_PPC64_D34_HA30</i>	131	<i>prefix34</i>	<i>#ha30(S + A)</i>
<i>R_PPC64_PCREL34</i>	132	<i>prefix34*</i>	<i>S + A - P</i>
<i>R_PPC64_GOT_PCREL34</i>	133	<i>prefix34*</i>	<i>G - P</i>
<i>R_PPC64_PLT_PCREL34</i>	134	<i>prefix34*</i>	<i>L - P</i>
<i>R_PPC64_PLT_PCREL34_NOTOC</i>	135	<i>prefix34*</i>	<i>L - P</i>
<i>R_PPC64_ADDR16_HIGHER34</i>	136	<i>half16</i>	<i>#higher34(S + A)</i>
<i>R_PPC64_ADDR16_HIGHERA34</i>	137	<i>half16</i>	<i>#highera34(S + A)</i>
<i>R_PPC64_ADDR16_HIGHEST34</i>	138	<i>half16</i>	<i>#highest34(S + A)</i>
<i>R_PPC64_ADDR16_HIGHESTA34</i>	139	<i>half16</i>	<i>#highesta34(S + A)</i>
<i>R_PPC64_REL16_HIGHER34</i>	140	<i>half16</i>	<i>#higher34(S + A - P)</i>
<i>R_PPC64_REL16_HIGHERA34</i>	141	<i>half16</i>	<i>#highera34(S + A - P)</i>
<i>R_PPC64_REL16_HIGHEST34</i>	142	<i>half16</i>	<i>#highest34(S + A - P)</i>
<i>R_PPC64_REL16_HIGHESTA34</i>	143	<i>half16</i>	<i>#highesta34(S + A - P)</i>
<i>R_PPC64_D28</i>	144	<i>prefix28*</i>	<i>S + A</i>
<i>R_PPC64_PCREL28</i>	145	<i>prefix28*</i>	<i>S + A - P</i>
<i>R_PPC64_TPREL34</i>	146	<i>prefix34*</i>	<i>@tprel</i>
<i>R_PPC64_DTPREL34</i>	147	<i>prefix34*</i>	<i>@dtprel</i>
<i>R_PPC64_GOT_TLSGD_PCREL34</i>	148	<i>prefix34*</i>	<i>@got@tlsgd - P</i>
<i>R_PPC64_GOT_TLSD_PCREL34</i>	149	<i>prefix34*</i>	<i>@got@tlsd - P</i>
<i>R_PPC64_GOT_TPREL_PCREL34</i>	150	<i>prefix34*</i>	<i>@got@tprel - P</i>
<i>R_PPC64_GOT_DTPREL_PCREL34</i>	151	<i>prefix34*</i>	<i>@got@dtprel - P</i>
<i>R_PPC64_REL16_HIGH</i>	240	<i>half16</i>	<i>#high(S + A - P)</i>
<i>R_PPC64_REL16_HIGHA</i>	241	<i>half16</i>	<i>#higha(S + A - P)</i>
<i>R_PPC64_REL16_HIGHER</i>	242	<i>half16</i>	<i>#higher(S + A - P)</i>
<i>R_PPC64_REL16_HIGHERA</i>	243	<i>half16</i>	<i>#highera(S + A - P)</i>
<i>R_PPC64_REL16_HIGHEST</i>	244	<i>half16</i>	<i>#highest(S + A - P)</i>
<i>R_PPC64_REL16_HIGHESTA</i>	245	<i>half16</i>	<i>#highesta(S + A - P)</i>
<i>R_PPC64_REL16DX_HA</i>	246	<i>rel16dx*</i>	<i>#ha(S + A - P)</i>
<i>R_PPC64_IRELATIVE</i>	248	<i>doubleword64</i>	See Section 3.5.4, "Relocation Descriptions" [90].
<i>R_PPC64_REL16</i>	249	<i>half16*</i>	<i>S + A - P</i>
<i>R_PPC64_REL16_LO</i>	250	<i>half16</i>	<i>#lo(S + A - P)</i>
<i>R_PPC64_REL16_HI</i>	251	<i>half16*</i>	<i>#hi(S + A - P)</i>
<i>R_PPC64_REL16_HA</i>	252	<i>half16*</i>	<i>#ha(S + A - P)</i>
<i>R_PPC64_GNU_VTINHERIT</i>	253		
<i>R_PPC64_GNU_VTENTRY</i>	254		



Note

Relocation values 8, 9, 12, 13, 18, 23, 32, and 247 are not used. This is to maintain a correspondence to the relocation values used by the 32-bit PowerPC ELF ABI.

3.5.4. Relocation Descriptions

The following list describes relocations that can require special handling or description.

Table 3.33. Initial-Exec-to-Local-Exec X-form Replacement Initial Relocations (TOC)

Code Sequence	Relocation	Symbol
<code>nop</code>		
<code>addis r9, r13, x@tprel@ha</code>	<code>R_PPC64_TPREL16_HA</code>	x
<code>lbz r10, x@tprel@l(r9)</code>	<code>R_PPC64_TPREL16_LO</code>	x
<code>addi r10, r10, 1</code>		
<code>stb r10, x@tprel@l(r9)</code>	<code>R_PPC64_TPREL16_LO</code>	x

3.7.4.5. General Dynamic to Initial Exec (PC-Relative)

Table 3.34. General-Dynamic-to-Initial-Exec Initial Relocations (PC-Relative)

Code Sequence	Relocation	Symbol
<code>pla r3, x@got@tlsgd@pcrel</code>	<code>R_PPC64_GOT_TLSGD_PCREL34</code>	x
<code>bl __tls_get_addr@notoc(x@tlsgd)</code>	<code>R_PPC64_TLSGD</code>	x
	<code>R_PPC64_REL24_NOTOC</code>	<code>__tls_get_addr</code>

Table 3.35. General-Dynamic-to-Initial-Exec GOT Entry Relocations (PC-Relative)

Code Sequence	Relocation	Symbol
<code>GOT[n]</code>	<code>R_PPC64_DTPMOD64</code>	x
<code>GOT[n+1]</code>	<code>R_PPC64_DTPREL64</code>	x

The preceding code and global offset table entries are replaced by the following code and global offset table entries.

Table 3.36. General-Dynamic-to-Initial-Exec Replacement Initial Relocations (PC-Relative)

Code Sequence	Relocation	Symbol
<code>pld r3, x@got@tprel@pcrel</code>	<code>R_PPC64_GOT_TPREL_PCREL34</code>	x
<code>add r3, r3, r13</code>		

Table 3.37. General-Dynamic-to-Initial-Exec Replacement GOT Entry Relocations (PC-Relative)

Code Sequence	Relocation	Symbol
<code>GOT[n]</code>	<code>R_PPC64_TPREL64</code>	x

3.7.4.6. General Dynamic to Local Exec (PC-Relative)

Table 3.38. General-Dynamic-to-Local-Exec Initial Relocations (PC-Relative)

Code Sequence	Relocation	Symbol
<code>pla r3, x@got@tlsgd@pcrel</code>	<code>R_PPC64_GOT_TLSGD_PCREL34</code>	x
<code>bl __tls_get_addr@notoc(x@tlsgd)</code>	<code>R_PPC64_TLSGD</code>	x
	<code>R_PPC64_REL24_NOTOC</code>	<code>__tls_get_addr</code>

A.6. ~~Deprecated Compatibility Functions~~

The following functions should be provided for compatibility with previous versions of the Power SIMD vector environment. Where possible (subject to being supported by all targeted implementations of the Power SIMD environment), the use of type-generic built-in names is recommended.



Note

The type-specific vector built-in types are provided for legacy code compatibility only. The functions are deprecated, and support may be discontinued in the future. It is recommended that programmers use the respective overloaded vector built-in functions in conjunction with the appropriate vector type.

Table A.8. Functions Provided for Compatibility

ISA Level	Vector Built-In Function Prototypes
vmx	vector float <code>vec_vaddfp</code> (vector float, vector float);
vmx	vector signed char <code>vec_vmaxsb</code> (vector bool char, vector signed char);
vmx	vector signed char <code>vec_vmaxsb</code> (vector signed char, vector bool char);
vmx	vector signed char <code>vec_vmaxsb</code> (vector signed char, vector signed char);
vsx2	vector signed long long <code>vec_vmaxsd</code> (vector signed long long, vector signed long long);
vmx	vector signed short <code>vec_vmaxsh</code> (vector bool short, vector signed short);
vmx	vector signed short <code>vec_vmaxsh</code> (vector signed short, vector bool short);
vmx	vector signed short <code>vec_vmaxsh</code> (vector signed short, vector signed short);
vmx	vector signed int <code>vec_vmaxsw</code> (vector bool int, vector signed int);
vmx	vector signed int <code>vec_vmaxsw</code> (vector signed int, vector bool int);
vmx	vector signed int <code>vec_vmaxsw</code> (vector signed int, vector signed int);
vmx	vector signed char <code>vec_vaddsbs</code> (vector bool char, vector signed char);
vmx	vector signed char <code>vec_vaddsbs</code> (vector signed char, vector bool char);
vmx	vector signed char <code>vec_vaddsbs</code> (vector signed char, vector signed char);
vmx	vector signed short <code>vec_vaddshs</code> (vector signed short, vector bool short);
vmx	vector signed short <code>vec_vaddshs</code> (vector bool short, vector signed short);
vmx	vector signed short <code>vec_vaddshs</code> (vector signed short, vector signed short);
vmx	vector signed int <code>vec_vaddsws</code> (vector bool int, vector signed int);
vmx	vector signed int <code>vec_vaddsws</code> (vector signed int, vector bool int);
vmx	vector signed int <code>vec_vaddsws</code> (vector signed int, vector signed int);
vmx	vector signed char <code>vec_vaddubm</code> (vector bool char, vector signed char);
vmx	vector signed char <code>vec_vaddubm</code> (vector signed char, vector bool char);
vmx	vector signed char <code>vec_vaddubm</code> (vector signed char, vector signed char);
vmx	vector unsigned char <code>vec_vaddubm</code> (vector bool char, vector unsigned char);
vmx	vector unsigned char <code>vec_vaddubm</code> (vector unsigned char, vector bool char);
vmx	vector unsigned char <code>vec_vaddubm</code> (vector unsigned char, vector unsigned char);
vmx	vector unsigned char <code>vec_vaddubs</code> (vector bool char, vector unsigned char);
vmx	vector unsigned char <code>vec_vaddubs</code> (vector unsigned char, vector bool char);
vmx	vector unsigned char <code>vec_vaddubs</code> (vector unsigned char, vector unsigned char);
vsx2	vector signed long long <code>vec_vaddudm</code> (vector bool long long, vector signed long long);
vsx2	vector signed long long <code>vec_vaddudm</code> (vector signed long long, vector bool long long);

